



European Patent Office

(11)

EP 1 022 571 A2

(12)

EUROPEAN PATENT APPLICATION

(51) Int. Cl.⁷: **G01R 31/28**

(21) Application number: 00100271.6

(22) Date of filing: 19.01.2000

(72) Inventor:
Yamashita, Munehiro,
c/o Nihon Densan Read K.K.
Uji-shi, Kyoto-fu (JP)

**(30) Priority: 19.01.1999 JP 1116599
10.12.1999 JP 35158799**


(74) Representative: HOFFMANN - EITLE
Patent- und Rechtsanwälte
Arabellastrasse 4
81925 München (DE)

(71) Applicant:
Nihon Densan Read Kabushiki Kaisha,
(Nidec-Read Corporation)
Uji-city, Kyoto 611-0041 (JP)

(54) Apparatus and method for testing electric conductivity of circuit pathways on circuit board

(57) A testing apparatus and method for testing conductivity of electric pathways (12a, 12b, 12c) formed on a substrate (11), each pathway including a first wiring (121) and a second wiring (122) partially overlapping each other. The apparatus includes a first electric signal applier (52) for applying a first electric signal having an electric parameter changing with time to an input portion (123) of the first wiring (121), a first electrode (31) facing a first portion (123) of the second wiring (122), a second electrode (32) facing a second portion of the second wiring (122), a second electric signal applier (53) for applying to the second electrode (32) a second electric signal changing its electric parameter in the phase reverse to that of the first electric signal, and a monitor (60) for monitoring the signal transmitted to the first electrode (31) through its capacitive coupling.

FIG. 7



EP 1 022 571 A2

Description

[0001] This invention relates to an apparatus and method for testing an open or conductivity of circuit pathways formed on a substrate. The substrate may be a printed circuit board, a glass plate carrying transparent conductors for a liquid crystal display and plasma display panel, a semiconductor package, film carrier, and the like. The circuit pathways are electric conductors as may be identified as lines, traces, tracks, or wiring through which electric signals are transmitted or conveyed.

[0002] After a circuit board is formed with electric circuit pathways, conductivity of a pathway and leakage of a current from a pathway to the other are generally tested or inspected for the substrate by means of a circuit board testing apparatus. Such test, sometimes referred to as bare board test, is carried out before electronic devices are mounted on the circuit board in order to determine whether or not the circuit pathways have been properly formed.

[0003] One circuit board testing apparatus and method are disclosed in U.S. Patent No. 5,969,530 co-assigned to the same assignee as that of the present application. The disclosure of the U.S. Patent is incorporated herein by reference. According to this testing method, conductivity test is made with a probe being in contact with one end of a circuit pathway, while an electrode being opposed to the other end of the circuit pathway with a gap to form a capacitive coupling. According to that testing method, a test signal of which electric parameter changes, is supplied to the probe, runs through the pathway and is picked up through the capacitive coupling. The signal may be sinusoidal or sine wave signal, a pulse signal, or a signal appearing when a switch is turned on or off to connect or disconnect a direct current to the probe. Thus, the signal changes its electric parameter to pass through the capacitive coupling between the electrode and the wiring. The prior art method is advantageous in that the electrode may cover a plurality of circuit pathways and that conductivity is tested even if the pitches between the adjacent pathways are small.

[0004] However, the testing apparatus and method according to the embodiments as disclosed in the above-mentioned U.S. Patent No. 5,969,530 have difficulty in detecting when the circuit pathway extends on both surfaces of the board and wirings of the pathway on the both surfaces of the board oppose to each other. The following description with reference to FIGS. 14A and 14B will clarify the difficulty.

[0005] With reference to FIGS. 14A and 14B, a wiring 101 formed on a bottom surface of a printed circuit board 100 under test and a wiring 102 formed on a top surface of the board 100 are electrically connected through a viahole conductor 103 with the wirings 101 and 102 opposing to each other. The conductivity of the pathway comprised of the wirings 101 and 102 is

detected based on an output derived from a planar electrode 105 located above the wiring 102 when the circuit pathway is applied with an electric signal through the probe 104. It is expected that the electric signal picked up by the electrode 105 is zero or low when an interruption exists on the pathway, while the electric signal is above a predetermined level when the pathway is continuous.

[0006] However, in the case of pathway arrangement shown in FIG. 14A and 14B, the upper and lower wirings 101 and 102 are capacitively coupled with each other when an interruption exists 106 on the pathway. Let's assume that the capacitance for the coupling of the electrode 105 and the wiring 102 is C_1 , while the capacitance for the coupling of the wiring 101 and 102 is C_2 .

[0007] This situation is likely to occur when a plurality of wirings or electrically conductive layers are formed on one surface of a circuit board or substrate, with the wirings or layers vertically overlap each other or located one above another.

[0008] Also, this situation will occur not only with circuit boards but also with other substrates such as a glass or other transparent substrate for a liquid crystal display and a plasma display, a semiconductor package, and film carrier.

[0009] In the case that there is the interruption 106 in the wiring 102 as shown in FIGS. 14A and 14B, a total of capacitances C_1 between the lower wiring 101 and the planar electrode 105 will be

$$C_1 = C_1 \cdot C_2 / (C_1 + C_2) \quad (1).$$

In the case that the circuit pathway is continuous, i.e., electrically connected, the total capacitance is equal to the single capacitance C_1 since the oppositely arranged wirings 101 and 102 are connected with each other and the capacitance C_2 does not appear, that is, the opposite ends of the capacitance C_2 are short-circuited.

[0010] In general, a capacitance C is expressed by

$$C = \epsilon \cdot S/d \quad (2)$$

wherein S , d and ϵ respectively denote an opposing area of oppositely arranged conductors, a distance between the conductors, and a permittivity of a medium between the conductors. Accordingly, the capacitances C_1 and C_2 are determined by the area S and the distance d if the permittivity ϵ of the medium constituting the board 100 is substantially the same as that of the air between the board 100 and the planar electrode 105.

[0011] In FIGS. 14A and 14B, it is assumed as the case of normal situation that the distance d_1 between the planar electrode 105 and the wiring 102 is smaller than a thickness d_2 of the circuit board 100, and an area S_1 of the portions of the planar electrode 105 and the wiring 102 that oppose or face each other is smaller than an area S_2 of the portions of the wirings 101 and

102 that oppose each other. The relationship of the capacitances C_1 and C_2 can be expressed:

$$C_2 > C_1 \quad (3)$$

when a ratio S_2/S_1 is greater than a ratio d_2/d_1 . This situation normally occur when the wirings 101 and 102 oppose or face each other for a substantial extension.

[0012] Here, C_2 will become very greater than C_1 when the ratio S_2/S_1 is considerably large. In this case, Equation (1) is rewritten as follows:

$$C_1 \cdot C_2 / (C_1 + C_2) = C_1 / (C_1 / C_2 + 1) \quad (4)$$

$$\approx C_1.$$

[0013] Accordingly, it can be understood that the output of the planar electrode 105 is not noticeably different between in a state where the circuit pathway under test has an interruption and in a state where the circuit pathway under test has no interruption. Consequently, the conventional circuit board testing apparatus cannot satisfactorily distinguish defective circuit boards from good circuit boards in the case as discussed above.

[0014] It is an object of the present invention to provide an improved apparatus for testing conductivity of electric pathways formed on a substrate.

[0015] It is another object of the present invention to provide an apparatus that detects continuity and discontinuity of wirings of electric pathways on a substrate even when the wirings are located one above another.

[0016] It is still another object of the present invention to provide a printed circuit testing apparatus that detects defeat and non-defect of electric pathways or conductors of a printed circuit with high signal to noise ratio.

[0017] It is yet another object of the present invention to provide a testing apparatus for detecting electric conductivity of a pathway of a circuit pattern formed on a substrate with high accuracy.

[0018] It is further object of the present invention to provide a method of detecting conductivity of a pathway or conductor of a circuit pattern on a substrate with high accuracy and high signal to noise ratio.

[0019] It is still further object of the present invention to provide an improved method of detecting defect and non-defect of continuous pathways which overlap one another.

[0020] In one aspect of the invention, a circuit conductivity testing apparatus is adapted for testing conductivity of circuit pathways formed on a substrate, and including a first wiring and a second wiring which overlap each other. The apparatus includes a first electric signal applier for applying, to a particular portion of the first wiring, a first electric signal having an electric parameter changing with time. The apparatus further includes a first electrode facing a first particular portion

of the second wiring, and a second electrode facing a second particular portion of the second wiring, a second electric signal applier for applying, to the second electrode, a second electric signal having an electric parameter changing with time with a phase reverse to that of the first electric signal, and a judge electrically connected with the first electrode to judge, based on an output of the first electrode, whether there is a defect in the current pathway.

[0021] In further aspect of the present invention, the first electrode faces or opposes to the first particular portion of the second wiring with a gap to be capacitively coupled with the first particular portion. The second electrode is capacitively coupled with the second particular portion of the second wiring. The electric signals change their electric parameter such that the signals may be transmitted through the capacitive coupling. The second electric signal serves to cancel, offset or reduce the effect of the capacitive coupling between the first and second wiring.

[0022] In another aspect of the invention, a method for testing conductivity of circuit pathways having a first wiring and a second wiring formed on a substrate and which overlaps each other. The method comprises steps of applying a first electric signal to a particular portion of the first wiring, and applying a second electric signal to a first particular portion of the second wiring. The first electric signal has an electric parameter changing with time, and the second electric signal has an electric parameter changing with time with a phase reverse to that of the first electric signal. The method further comprises steps of obtaining an electric output caused on the second wiring by the application of the first and second electric signals, and judging based on the electric output from the second wiring whether there is a defect in the current pathway.

[0023] In still another aspect of the present invention, the second electric signal is applied to the particular portion of the second wiring with a gap to be capacitively coupled with the particular portion. An electric output caused on the second wiring by the application of the first and second electric signals is derived by use of an electrode capacitively coupled with another particular portion of the second wiring. The electric signals change their electric parameters such that the signals may be transmitted through the capacitive coupling. The second electric signal serves to cancel, offset or reduce the effect of the capacitive coupling between the first and second wiring.

[0024] According to an embodiment of the invention, the first and second electrodes may be spaced away from the first and second particular portions, respectively. Further, a third electrode may be disposed between the first and second electrodes. The third electrode is grounded, or is applied with the output of the first electrode. The second electric signal may be applied to the second wiring in such a way that an electric level caused on the second wiring by the second

electric signal is greater than an electric level caused on the second wiring by the first electric signal under presence of a defect in the circuit pathway.

[0025] Further, a switcher may be provided for sequentially and selectively applying the first electric signal to respective particular portions of a plurality of first wirings of the circuit pathways.

[0026] The circuit testing apparatus may be used for a circuit board formed with the particular portion of the first wiring on one surface and the first particular portion of the second wiring on the other surface. Alternatively, the circuit testing apparatus may be used for a circuit board formed with the particular portion of the first wiring on the same surface as the first particular portion of the second wiring.

[0027] The first electric signal applier may be provided with a probe operable to come into contact with the particular portion of the first wiring.

[0028] These and other objects, features and advantages of the present invention will become more apparent upon a reading of the following detailed description and accompanying drawings, in which:

FIG. 1A is a block diagram showing an electrical construction of a circuit board testing apparatus according to a first embodiment of the invention:

FIG. 1B is a plan view showing a positional relationship of planar electrodes of a sensor unit and a circuit board;

FIG. 2A is a plan view of the circuit board to be tested;

FIG. 2B is a side view of the circuit board to be tested;

FIG. 3A is a plan view showing an arrangement of planar electrodes the sensor unit;

FIG. 3B is a partially cut-away side view showing a location of the sensor unit relative to a circuit board under test;

FIG. 4 is a diagram showing an equivalent circuit of the electrical relationship of the circuit board testing apparatus and the circuit board;

FIG. 5A is a graph showing an output signal of an amplifier of the equivalent circuit shown in FIG. 3;

FIG. 5B is a graph showing an output signal of an inverting amplifier of the equivalent circuit shown in FIG. 3;

FIG. 5C is a graph showing an output signal of another amplifier of the equivalent circuit shown in FIG. 3;

FIG. 6 is a block diagram showing a modified signal applying unit for the board testing apparatus shown in FIG. 1A;

FIG. 7 is a block diagram showing an electrical construction of a circuit board testing apparatus according to a second embodiment of the invention:

FIG. 8 is a table showing respective operational states of switches of the circuit board testing apparatus of the second embodiment;

FIG. 9 is a block diagram showing an electrical construction of a circuit board testing apparatus according to a third embodiment of the invention;

FIG. 10A is a block diagram showing an electrical construction of a circuit board testing apparatus according to a fourth embodiment of the invention; FIG. 10B is a plan view showing a positional relationship of planar electrodes of a sensor unit and a circuit board of the circuit board testing apparatus shown in FIG. 10A;

FIG. 11A is a graph showing an output signal of an amplifier of the circuit board testing apparatus shown in FIG. 10A;

FIG. 11B is a graph showing an output signal of an inverting amplifier of the circuit board testing apparatus shown in FIG. 10A;

FIG. 11C is a graph showing an output signal of another amplifier of the circuit board testing apparatus shown in FIG. 10A;

FIG. 12 is a block diagram showing testing of a circuit board formed with wirings therein by an inventive circuit board testing apparatus;

FIG. 13 is a block diagram showing testing of another circuit board formed with wirings therein by an inventive circuit board; and

FIGS. 14A and 14B show a conventional conductivity testing.

[0029] A circuit board testing apparatus according to a first embodiment of the invention will be described with reference to FIGS. 1A through 6. A circuit board testing apparatus 10 is provided with a probe 20, a sensor unit 30 and a controller 40. The controller 40 includes a signal applying unit 50 and a judging unit 60. This circuit board testing apparatus 10 is adapted to test a conductivity between circuit pathways formed on opposite surfaces of a circuit board 11.

[0030] FIGS. 2A and 2B show a construction of the circuit board 11. Although actual circuit boards are formed with a plurality of circuit pathways, only a circuit pathway 12 is illustrated in drawings for the sake of simplicity. The circuit pathway 12 includes a wiring 121 formed on a bottom surface, a wiring 122 formed on a top surface, and a viahole conductor 13 passing through a main body of the circuit board 11. The wirings 121 and 122 are arranged one above the other or vertically overlap and face or opposed to each other. The testing apparatus 10 tests a conductivity between an end 123 of the wiring 121 and an end 124 of the wiring 122. Both ends 123 and 124 have the form of a pad.

[0031] Referring back to FIGS. 1A and 1B, the probe 20 is movable toward and away from the bottom surface of the circuit board 11, and is to be connected with the signal applying unit 50. Accordingly, the probe 20 is brought into contact with the end 123 of the wiring 121 to apply a voltage as a test signal to the end 123. The test signal may be such as shown in U.S. Patent No. 5,969,530. In other words, the signal may be a sinu-

soidal or sine wave signal, a pulse signal, or a signal appearing when a switch is turned on or off to connect or disconnect a direct current to the probe. Thus, the signal changes its electric parameter to pass through the capacitive coupling between the wiring 122 and a first electrode 31 to be described later.

[0032] As shown in FIGS. 2A and 2B, the sensor unit 30 includes first to third planar electrodes 31, 32 and 33, and is movable toward and away from the top surface of the circuit board 11. A bottom surface of the sensor unit 30 is coated by an insulating film 301. The film is made of a hard synthetic resin, and has a thickness d_1 , e.g., 0.03 mm. When the sensor unit 30 is placed on the circuit board 11, the wiring 121 and the electrodes 31 to 33 are electrically spaced from each other by the specified distance d_1 .

[0033] As shown in FIG. 1B, the first planar electrode 31 is so arranged as to oppose to the end 124 of the wiring 122, and is connected with the judging unit 60. The second planar electrode 32 is so arranged as to oppose to a portion between the end 124 of the wiring 122 and the viahole conductor 13, and is connected with the signal applying unit 50. The third planar electrode 33 is so arranged as to oppose to a portion of the wiring 122 between its portion adjacent to the first planar electrode 31 and the portion adjacent to the second planar electrode 32, and is grounded. It should be noted that only one set of the planar electrodes 31 through 33 of a sensor unit 30 are shown in FIG. 1B to cover a single wiring 122 for the sake of simplicity. However, the set of electrodes may cover a plurality of wirings, and a plurality of sensor units, each having the set of electrodes, may be provided to test a circuit board.

[0034] The signal applying unit 50 of the controller 40 is provided with a voltage output device 51, an amplifier 52 and an inverting amplifier 53. Respective input terminals of the amplifiers 52 and 53 are connected to the voltage output device 51, whereas an output terminal of the amplifier 52 is connected to the probe 20 and an output terminal of the inverting amplifier 53 is connected to the second planar electrode 32. The voltage output device 51 outputs a voltage signal whose level changes with time, for example. The amplifier 52 amplifies the inputted voltage signal at a specified amplification factor without changing the phase thereof. The inverting amplifier 53 amplifies the inputted voltage signal at a specified amplification factor while inverting the phase thereof.

[0035] Voltage signals of the opposite phases are simultaneously applied to the probe 20 and the second planar electrode 32, respectively. It should be noted that the voltage output device 51 and the amplifier 52 constitute a first signal applying path, and the voltage output device 51 and the inverting amplifier 53 constitute a second signal applying path.

[0036] The judging unit 60 is provided with an amplifier 61, a peak-holding circuit 62 and a level judging circuit 63. The amplifier 61 amplifies an output signal

of the first planar electrode 31. The peak-holding circuit 62 holds a maximum value of the amplified output signal. The level judging circuit 63 includes a comparator to judge a conductivity of the circuit pathway 12 by comparing the held maximum value with a predetermined reference value.

[0037] Next, description will be made about capacitances between the respective planar electrodes 31 to 33 of the sensor unit 30 and the circuit board 11, and a capacitance between the wirings 121 and 122.

[0038] It is assumed as shown in FIG. 1A that a capacitance defined by the first planar electrode 31 and the end 124 of the wiring 122 is C_1 , a capacitance between the wiring 121 on the bottom surface and the wiring 122 on the top surface when the circuit pathway 12 is interrupted is C_2 , a capacitance between the second planar electrode 32 and the wiring 122 on the top surface is C_3 , and a capacitance between the third planar electrode 33 and the wiring 122 on the top surface is C_4 .

[0039] In this embodiment, the horizontal size of the second planar electrode 32 is larger than that of the first planar electrode 31 to make the area of the second planar electrode 32 opposing to the wiring 122 greater than that of the first planar electrode 31. In this way, the respective capacitances satisfy the following relationship:

$$C_1 \ll C_2 \quad (5)$$

$$C_1 \ll C_3$$

when the wiring 122 is interrupted at a portion A as shown in FIGS. 1A and 1B.

[0040] The circuit board 11 has a fixed thickness d_2 . The distance d_1 between the sensor unit 30 and the circuit board 11, i.e., the thickness of the insulating film 301, is so set as to satisfy the following relationship:

$$C_2 \leq C_3 \quad (6)$$

while $d_1 < d_2$.

[0041] Next, operations of the circuit testing apparatus 10 thus constructed will be described with reference to FIGS. 4 and 5A to 5C. As shown in FIG. 5A, a voltage signal which changes with time is outputted from the voltage output device 51, and then outputted from the amplifier 52, and applied to the end 123 of the wiring 121 via the probe 20. As shown in FIG. 5B, simultaneously, a voltage signal having a phase reverse from that of the above voltage signal is outputted from the inverting amplifier 53, and applied to the second planar electrode 32.

[0042] At this time, if the wiring 122 is interrupted as shown in FIGS. 1A and 1B, the wiring 122 is applied with the voltage signal having the inverted phase at a specified amplitude via a capacitive coupling having the capacitances C_2 and C_3 as shown in FIG. 4. Accord-

ingly, the output signal of the amplifier 61 becomes substantially zero as shown by the bold solid line P1 in FIG. 5C if $C_2 = C_3$, and becomes negative as shown by the thin solid line P2 in FIG. 5C if $C_2 < C_3$.

[0043] On the other hand, in the case where there is no interruption in the circuit pathway 12, the capacitance C_2 in FIG. 4 is short-circuited by the wirings 121 and 122. Accordingly, there is no influence of the voltage signal applied via the capacitance C_3 as compared to the voltage signal directly applied by the probe 20 held in contact. Consequently the output signal of the amplifier 61 substantially coincides with the voltage signal applied via the capacitance C_1 by the amplifier 52 as shown by the broken line P3 in FIG. 5C.

[0044] The maximum value of the output signal of the amplifier 61 is held by the peak-holding circuit 62, and is compared with the predetermine reference value by the level judging circuit 63 to judge as to whether or not the circuit pathway has an opened current.

[0045] The second planar electrode 32 opposed to the wiring 122 is provided, and is applied with the voltage signal having a phase reverse from that of the output signal of the probe 20 as described above. Accordingly, a noticeable difference will exist between the output level of the first planar electrode 31 when the circuit pathway 12 has no opened current and that when the circuit pathway 12 has an opened current. Thus, the conductivity of the circuit pathway 12 can be effectively judged without fail.

[0046] Further, since the third planar electrode 33 is arranged between the first and second planar electrodes 31 and 32 and is grounded, the voltage signal of the inverted phase applied to the second planar electrode 32 is kept from transmitting to the first planar electrode 31 by way of a possible capacitive linkage of the first electrode 31 and the second electrode 32. In other words, the third electrode 33 intervenes between the electrodes 31 and 32 to block the interference therebetween.

[0047] Instead of the signal applying unit 50 shown in FIG. 1A, a signal applying unit 50 as shown in FIG. 6 may be used. The signal applying unit 50 comprises a first voltage output device 54 for outputting a voltage signal whose level changes with time in the manner similar to that of the voltage output device 51, a second voltage output device 55 for outputting a voltage signal whose phase is reverse from that of the voltage signal outputted from the voltage output device 54, and an output control device 56 for controlling the voltage output devices 54 and 55 to simultaneously output the voltage signals.

[0048] Next, a circuit board testing apparatus according to a second embodiment of the present invention will be described with reference to FIGS. 7 and 8. FIG. 7 shows an electrical construction of the second embodiment, and FIG. 8 shows respective operational states of switches during each stage of tests conducted in this embodiment. It should be noted that

the same elements as in the first embodiment are indicated with the same reference numerals.

[0049] In this embodiment, conductivity tests are conducted for a plurality of circuit pathways, for example, three circuit pathways 12a, 12b and 12c formed on both surfaces of a circuit board 11 as shown in FIG. 7. Specifically, a circuit board testing apparatus 10 is provided with three probes 20a, 20b, and 20c, a sensor unit 30, a controller 40, and a switch unit 70. The controller 40 includes a signal applying unit 50 and a judging unit 60 which are substantially the same in construction as those of the first embodiment. Similarly to the first embodiment, the sensor unit 30 includes first to third planar electrodes 31, 32 and 33. However, these planar electrodes 31, 32, and 33 each have such an extent to cover wirings 122a, 122b and 122c formed on a top surface of the circuit board 11 simultaneously. The probes 20a, 20b and 20c are brought into contact with ends 123a, 123b and 123c of wirings 121a, 121b and 121c formed on a bottom surface of the circuit board 11.

[0050] The switch unit 70 is constructed by transistors. The switch unit 70 includes switches SW11, SW12, SW21, SW22, SW31 and SW32 of which turning on and off are controlled by the controller 40, respectively.

[0051] The probe 20a is to be connected to an output terminal of the amplifier 52 via the switch SW11 and is to be grounded via the switch SW12. The probe 20b is to be connected to the output terminal of the amplifier 52 via the switch SW21 and is to be grounded via the switch SW22. The probe 20c is to be connected to the output terminal of the amplifier 52 via the switch SW31 and is to be grounded via the switch SW32.

[0052] The on and off of respective switches of the switch unit 70 is controlled by the controller 40 in the manner as shown in FIG. 8. Conductivity test for the circuit pathways 12a, 12b and 12c are successively conducted by applying a voltage signal to the probe 20a in the first test, by applying a voltage signal to the probe 20b in the second test, and by applying a voltage signal to the probe 20c in the third test.

[0053] The signal applying unit 50 and the judging unit 60 operate substantially in the same way as in the first embodiment. In this embodiment, the conductivity of a number of circuit pathways formed on the both surfaces of a circuit board can be tested more efficiently.

[0054] FIG. 9 is a block diagram showing an electrical construction of an circuit board testing apparatus according to a third embodiment of the invention. It should be noted that the same elements as those in the first and second embodiments are indicated with the same reference numerals.

[0055] A circuit board testing apparatus 10 is provided with three probes 20a, 20b, and 20c, a sensor unit 30, a controller 40, and a switch unit 70. The controller 40 includes a signal applying unit 50 and a judging unit 60 which are the same in construction as those of the first and second embodiments.

[0056] The sensor unit 30 includes first to third pla-

nar electrodes 31, 32 and 34. However, these planar electrodes 31, 32, and 34 each have such an extent to cover wirings 122a, 122b and 122c formed on a top surface of the circuit board 11 simultaneously. However, the third planar electrode 34 in this embodiment is different from the third planar electrode 33 in the first and second embodiments in that it is not grounded as described later.

[0057] Further this circuit board testing apparatus 10 is provided with a non-inverting buffer 80. An input terminal of the buffer 80 is connected to the first planar electrode 31 while an output terminal of the buffer 80 is connected to the third planar electrode 34.

[0058] In this construction, when a voltage signal is applied to a probe 20a (20b or 20c) and the second planar electrodes 32 from the signal applying unit 50, a voltage signal outputted from the first planar electrode 31 is applied to the third planar electrode 34. Accordingly, the third planar electrode at the same potential as that of the first planar electrode 31 keeps the first planar electrode 31 free from an influence of the voltage signal of a reverse phase applied to the second planar electrodes 32.

[0059] It will be seen that a composite capacitance occurs between the first planar electrode 31 and the third planar electrode 33 when the latter is grounded as in the first and second embodiments, consequently attenuating the voltage signal outputted from the first planar electrode 31. To ensure conductivity test, accordingly, it is necessary to make smaller the opposing area of the grounded third planar electrode 33 to the circuit pathway 12. In the third embodiment, however, composite capacitance is prevented by making the third planar electrodes 34 at the same potential as that of the first planar electrode 31 in the above-mentioned way instead of grounding the third planar electrode 34. This makes it possible to increase the opposing area of a circuit pathway 12 for conductivity test.

[0060] As shown by phantom lines in FIG. 9, also, it may be appreciated to provide another third planar electrode 34' on the other side of the first planar electrode 31 to sandwich the first planar electrode 31 with the two third planar electrodes 34 and 34', and further provide another second planar electrode 32' on the other side of the first planar electrode 31 to sandwich the first planar electrode 31 with the two second planar electrodes 32, 32' and the two third planar electrodes 34, 34'. This will reduce the influence of external noise on the first planar electrode 31, thereby assuring more accurate conductivity test.

[0061] Next, a circuit board testing apparatus according to a fourth embodiment will be described with reference to FIGS. 10A, 10B, and 11A through 11C. A circuit board testing apparatus of the fourth embodiment is adaptable for testing a circuit board formed with circuit pathways on both surfaces of the circuit board but die both ends of each circuit pathway being on the same surface.

[0062] As shown in FIGS. 10A and 10B, specifically, a circuit board 11 under test is formed with a wiring 121a on a bottom surface, a wiring 122 on a top surface, a wiring 121b on the top surface, a viahole conductor 13 connecting the wiring 121a and the wiring 122, and a viahole conductor 14 connecting the wiring 121a and the wiring 121b. The wiring 122 and the wiring 121b on the same surface are not electrically connected. The wirings 121a and 122 face or oppose to each other, sandwiching the circuit board 11.

[0063] A circuit testing apparatus is provided with a probe 20, a sensor unit 30 and a controller 40. The sensor unit 30 and the controller 40 have the same construction as that of the first embodiment. However, the probe 20 is arranged so as to move toward and away from the top surface of the circuit board 11, and thereby come into contact with the end 123 of the wiring 121b formed on the top surface of the circuit 11 to apply a voltage to the end 123.

[0064] The operation of the circuit testing apparatus 10 of the fourth embodiment is carried out in the similar way to the foregoing embodiment. As shown in FIG. 11A, a voltage signal which changes with time is outputted from a voltage output device 51, and then outputted from the amplifier 52, and applied to the end 123 of the wiring 121b via the probe 20. As shown in FIG. 11B, a voltage signal having a phase reverse from that of the above voltage signal is outputted from the inverting amplifier 53, and applied to the second planar electrode 32.

[0065] If there is no interruption in the circuit pathway 12, the output signal of the amplifier 61 substantially coincides with the voltage signal applied via the capacitance C_1 by the amplifier 52 as shown by the broken line P3 in FIG. 11C as described earlier. On the other hand, if there is an interruption in the wiring 122 or the wiring 121a, the output signal of an amplifier 61 becomes substantially zero as shown by the bold solid line P1 in FIG. 11C if $C_2 = C_3$, and becomes negative as shown by the thin solid line P2 in FIG. 11C if $C_2 < C_3$ as described earlier.

[0066] If there is an interruption in the wiring 121a or the wiring 121b, the voltage signal applied on the wiring 121b is not transmitted to the wiring 122, but the wiring 121a is applied with the voltage signal having the inverted phase via the capacitance C_3 . Accordingly, the output signal of the amplifier 61 becomes negative as shown by the dotted line P4 in FIG. 11C.

[0067] Accordingly, the circuit board testing apparatus can accurately detect a defect such as the interruption in the circuit pathway, that is, a defect in the viahole conductor 14 connecting the wirings 121a and 121b, in the wiring 121a, in the wiring 122, or in the viahole conductor 13 connecting the wirings 121a and 122.

[0068] It should be noted that even if the wiring 121b formed on the top surface has a smaller size, e.g., a land specially provided for testing, the circuit board apparatus of the fourth embodiment can sufficiently

accomplish the specified testing operation.

[0069] Next will be described testing of a circuit board having a plurality of wirings arranged one above another on one side of the circuit board with reference to FIGS. 12 and 13.

[0070] FIG. 12 shows a circuit board 81 formed with a wiring 82 and a wiring 85 on a top surface of an insulating layer, a wiring 83 in the layer, a viahole conductor 84 connecting the outside wiring 82 and the inside wiring 83, and a viahole conductor 86 connecting the outside wiring 85 and the inside wiring 83. The outside wiring 82 opposes to a part of the inside wiring 83 in parallel. Also, the circuit board 81 is formed with a wiring 87 on a bottom of the layer. The wiring 87 is electrically connected with the inside wiring 83 through a viahole conductor 88. A capacitive coupling with a capacitance C_2 will be produced between the outside wiring 82 and the inside wiring 83 if a defect occurs in the circuit pathway, e.g., at the position A in FIG. 12. The first to third planar electrodes and the distance d_1 of the sensor 30 is so constructed that the capacitance C_2 satisfies the above-mentioned Equations (5) and (6).

[0071] In the case of the testing apparatus of the fourth embodiment, as shown in FIG. 12, the probe 20 is brought into contact with the wiring 85 while the sensor 30 is positioned so that the first planar electrode 31 opposes to an end 821 of the wiring 82. In this state, the conductivity of the circuit pathway including the outside wiring 82, the viahole conductor 84, the inside wiring 83, the viahole conductor 86, and the wiring 85 is tested.

[0072] In the case of the testing apparatus of the first to third embodiment, alternatively, the probe 20 is brought into contact with a wiring corresponding to the wiring 87 while the sensor 30 is held above the specified top position. In this state, the conductivity of the outside wiring 82, the viahole conductor 84, the inside wiring 83, the viahole conductor 88, and the wiring 87 can be tested.

[0073] Further, a circuit board 81 shown in FIG. 13 may be tested by a circuit board testing apparatus similar to either of the first to fourth embodiments. The circuit board is formed with a wiring 82 and a wiring 85 on a top surface of an insulating layer, a wiring 83 in the layer, a wiring 91 in the layer, a wiring 93 and a wiring 95 on a bottom of the layer, a viahole conductor 84 connecting the outside wiring 82 and the inside wiring 83, a viahole conductor 86 connecting the outside wiring 85 and the inside wiring 83, a viahole conductor 92 connecting the inside wirings 83 and 91, a viahole conductor 94 connecting the inside wiring 91 and the outside wiring 93, and a viahole conductor 96 connecting the inside wiring 91 and the outside wiring 95. The outside wiring 82 and the inside wirings 83 and 91 oppose to one another.

[0074] If a defect occurs in the outside wiring 82, e.g., at the position A in FIG. 13, a capacitive coupling of a capacitance C_2 formed between the outside wiring 82 and the inside wiring 83 is effectuated. Also, if a

defect occurs in the inside wiring 83, e.g., at the position B in FIG. 13, a capacitive coupling of a capacitance C_2 formed between the inside wiring 83 and the inside wiring 91 is effectuated. The first to third planar electrodes and the distance d_1 of the sensor 30 is so constructed that the capacitance C_2 satisfies the above-mentioned Equations (5) and (6).

[0075] In the case of the testing apparatus of the fourth embodiment, as shown in FIG. 13, the probe 20 is brought into contact with the wiring 85 while the sensor 30 is positioned so that the first planar electrode 31 opposes to an end 821 of the wiring 82. In this state, the conductivity of the circuit pathway including the outside wiring 82, the viahole conductor 84, the inside wiring 83, the viahole conductor 86, and the wiring 85 is tested.

[0076] In the case of the testing apparatus of the first to third embodiments, alternatively, the probe 20 is brought into contact with the wiring corresponding to the wiring 93 or 95 on the bottom surface while the sensor 30 is held above the specified top position. In the state where the wiring 93 is applied with the specified electric signal through the probe 20, the conductivity of the outside wiring 93, the viahole conductor 94, the viahole conductor 92, the inside wiring 83, the viahole conductor 84, and the outside wiring 82 can be tested. In the state where the wiring 95 is applied with the specified voltage signal by the probe 20, the conductivity of the outside wiring 95, the viahole conductor 96, the inside wiring 91, the viahole conductor 92, the inside wiring 83, the viahole conductor 84, and the outside wiring 82 can be tested.

[0077] The present invention is not limited to the foregoing embodiments, but may be carried out in various forms such as described below.

(1) Instead of the amplifier 52 and the inverting amplifier 53, a non-inverting amplifier and an inverting amplifier each having an amplification factor of 1 may be used. Alternatively, the amplifier 52 and the inverting amplifier 53 may be interchanged by each other.

(2) If $C_2 > C_3$ unlike Equation (6) depending on the setting of the distance d_1 between the sensor unit 30 and the circuit board 11, the amplification factor of the inverting amplifier 53 may be set larger than that of the amplifier 52. For example, if $C_3 = C_2/2$, the amplification factor of the inverting amplifier 53 may be set about twice as large as that of the amplifier 52.

Specifically, if the level of the voltage signal applied to the wiring 122 via the capacitance C_3 is set larger than that of the voltage signal applied to the wiring 122 via the capacitance C_2 , the output signal of the amplifier 61 in the case of interruption in the wiring 122 becomes zero or negative as shown by bold solid line P1 or thin solid line P2 in FIG. 5C. As a result, whether or not the circuit pathway assembly is satisfactory can be securely

judged.

(3) Although the voltage signal whose level changes is outputted from the voltage output means 51 as shown in FIG. 5A in the foregoing embodiments, the voltage signal is not limited thereto. Any electric signal, such as a sinusoidal AC current, rectangular pulse wave signal, or triangular pulse signal, may be applied to the probe so far as its electric parameter changes with time to pass through a capacitive coupling.

[0078] In the circuit board testing apparatus, as described above, a first electric signal is applied to a particular portion of a first wiring of a circuit pathway while a second electric signal having a phase reverse to the first electric signal is applied to a second wiring opposite to the first wiring by way of a capacitance. An output electric signal caused on the second wiring by the first and second electric signals is detected to judge whether there is a defect in the circuit pathway. This construction distinguishably differentiates the output of the second wiring in the case of the circuit pathway having no defect from the output of the second wiring in the case of the circuit pathway having a defect. Accordingly, the conductivity of the circuit pathways formed on the circuit board can be checked more accurately.

[0079] As this invention may be embodied in several forms without departing from the spirit of essential characteristics thereof, the present embodiment is therefore illustrative and not restrictive, since the scope of the invention is defined by the appended claims rather than by the description preceding them, and all changes that fall within metes and bounds of the claims, or equivalence of such metes and bounds are therefore intended to embraced by the claims.

Claims

1. A testing apparatus for testing conductivity of at least one electric pathway (12) formed on a substrate (11), the pathway (11) including a first wiring (121) having an input portion (123), and a second wiring (122) connected with the first wiring (121) and arranged above the first wiring (121) and at least partially overlapping the first wiring (121), the testing apparatus comprising:

a first electric signal applier (52) for applying a first electric signal to the input portion (123) of the first wiring (121), the first signal changing its electric parameter to be transmitted through capacitive coupling;

a first electrode (31) facing a first portion (124) of the second wiring (122) with a gap to be capacitively coupled therewith;

a second electrode (32) facing a second portion of the second wiring (122) with a gap to be capacitively coupled therewith;

a second electric signal applier (53) for applying a second electric signal to the second electrode (32), the second electric signal changing its electric parameter in the phase reverse to that of the first electric signal; and

a monitor (60) for monitoring the signal transmitted to the first electrode (31) through its capacitive coupling.

2. A testing apparatus according to claim 1, further comprising a third electrode (33) facing the second wiring (122) with a gap to be capacitively coupled therewith, the third electrode (33) being interposed between the first and second electrodes (31, 32) and being grounded.

3. A testing apparatus according to claim 1, further comprising:

a third electrode (33) facing the second wiring (122) with a gap to be capacitively coupled therewith, the third electrode (33) being interposed between the first and second electrodes (31, 32); and

a third electric signal applier (80) for applying to the third electrode (34) a signal that blocks the influence of the second electric signal to the first electrode (31).

4. A testing apparatus according to claim 3, further comprising a fourth electrode (32') facing the second wiring (122) with a gap to be capacitively coupled therewith on the opposite side from the second electrode (32) and a fifth electrode (34') facing the second wiring (122) with a gap to be capacitively coupled therewith between the first and fourth electrodes (31, 32'), wherein the fourth electrode (32') is connected with the second electric signal applier (53) and the fifth electrode (34') is connected with the third electric signal applier (80).

5. A testing apparatus according to claim 3, wherein the third signal applier (80) includes a circuit (80) to apply the first electric signal to the third electrode (34) through a non-reverse buffer.

6. A testing apparatus according to claim 1, wherein:

the testing apparatus is adapted to test conductivity of a plurality of electric pathways (12a, 12b, 12c) formed on a substrate (11), each pathway including a first wiring (121a, 121b, 121c) having an input portion (123a, 123b, 123c), and a second wiring (122a, 122b, 122c) connected with the first wiring (121a, 121b, 121c) and arranged above the first wiring (121a, 121b, 121c) and at least partially overlapping the first wiring (121a, 121b, 121c);

the first electric signal applier (52) selectively applies the first electric signal to the input portion (123a, 123b, 123c) of each first wiring (121a, 121b, 121c); and

the first and second electrodes (31, 32) face first and second portions of second wirings (122a, 122b, 122c), respectively.

7. A testing apparatus according to claim 6, further comprising a third electrode (33) facing second wirings (122a, 122b, 122c) with a gap to be capacitively coupled therewith, the third electrode (33) being interposed between the first and second electrodes (31, 32) and being grounded.
8. A testing apparatus according to claim 6, further comprising:
 - a third electrode (34) facing second wirings (122a, 122b, 122c) with a gap to be capacitively coupled therewith, the third electrode (34) being interposed between the first and second electrodes (31, 32); and
 - a third electric signal applier (80) for applying to the third electrode (34) a signal that blocks the influence of the second electric signal to the first electrode (31).
9. A testing apparatus according to claim 8, further comprising a fourth electrode (32') facing second wirings (122a, 122b, 122c) with a gap to be capacitively coupled therewith on the opposite side from the second electrode (32); a fifth electrode (34') facing second wirings (122a, 122b, 122c) with a gap to be capacitively coupled therewith between the first and fourth electrodes (31, 32'), wherein the fourth electrode (32') is connected with the second electric signal applier (53) and the fifth electrode (34') is connected with the third electric signal applier (80).
10. A testing apparatus according to claim 6, wherein the first electric signal applier (52) includes a signal generator (52) for generating a signal changing its electric parameter with time to pass through a capacitive coupling, a switch assembly (70) for sequentially and selectively connecting the signal generator (52) to one of the first wirings (121a, 121b, 121c).
11. A testing apparatus according to claim 10, wherein the first electric signal applier (52) further include a plurality of probes (20a, 20b, 20c) to be in contact with first wirings (121a, 121b, 121c), and the switch assembly (70) is connected with the probes (20a, 20b, 20c).
12. A testing apparatus according to claim 6, wherein the apparatus is adapted to test pathways (12a,

12b, 12c) of which first wirings (121a, 121b, 121c) are formed on one side of the substrate (11) and second wirings (122a, 122b, 122c) are formed on the other side of the substrate (11).

13. A testing apparatus according to claim 12, wherein the first signal applier (52) includes probes (20a, 20b, 20c) to be electrically connected with the input portions (123a, 123b, 123c) of first wirings (121a, 121b, 121c) on one side of the substrate (11), and the first and second electrodes (31, 32) are to face second wirings (122a, 122b, 122c) on the other side of the substrate (11).
14. A testing apparatus according to claim 6, wherein the apparatus is adapted to test pathways (12a, 12b, 12c) of which first and second wirings (121a, 121b, 121c, 122a, 122b, 122c) are formed on the one side of the substrate (11).
15. A testing apparatus according to claim 14, wherein the input portions (123a, 123b, 123c) of first wiring (121a, 121b, 121c) and second wirings (122a, 122b, 122c) are exposed to atmosphere, and the first signal applier includes probes (20a, 20b, 20c) to be electrically connected with the input portions (123a, 123b, 123c) of first wirings (121a, 121b, 121c), and the first and second electrodes (31, 32) are to face second wirings (122a, 122b, 122c).
16. A method for testing conductivity of at least one electric pathway (12) formed on a substrate (11), the pathway (12) including a first wiring (121) having an input portion (123), and a second wiring (122) connected with the first wiring (121) and arranged above the first wiring (121) and at least partially overlapping the first wiring (121), the method comprising steps of:
 - generating a first electric signal of which electric parameter changes with time to be transmitted through a capacitive coupling;
 - applying the first electric signal to the input portion (123) of the first wiring (121);
 - rendering a first electrode (31) face a first portion (124) of the second wiring (122) with a gap to be capacitively coupled therewith;
 - rendering a second electrode (32) face a second portion of the second wiring (122) with a gap to be capacitively coupled therewith;
 - generating a second electric signal having a phase reverse to that of the first electric signal;
 - applying the second electric signal to the second electrode (32) while the first signal is being applied; and
 - monitoring the signal transmitted to the first electrode (31) through its capacitive coupling.

17. A method according to claim 16, further comprising a step of interposing a third electrode (33) between the first and second electrodes (31, 32) to face the second wiring (122) with a gap to be capacitively coupled therewith, the third electrode (33) being grounded.

18. A method according to claim 16, further comprising steps of:

interposing a third electrode (33) between the first and second electrodes (31, 32) to face the second wiring (122) with a gap to be capacitively coupled therewith:

generating a blocking signal of blocking the influence of the second electric signal to the first electrode (31); and

applying the blocking signal to the third electrode (33) while the first signal is being applied.

19. A method according to claim 18, further comprising steps of:

rendering a fourth electrode (32') face the second wiring (122) with a gap to be capacitively coupled therewith on the opposite side from the second electrode (32);

rendering a fifth electrode (34') face the second wiring (122) with a gap to be capacitively coupled therewith between the first and fourth electrodes (31, 32');

applying the second electric signal to the fourth electrode (32') while the first signal is being applied; and

applying the blocking signal to the fifth electrode (34') while the first signal is being applied.

20. A method according to claim 16, further comprising steps of:

interposing a third electrode (34) between the first and second electrodes (31, 32) to face the second wiring (122) with a gap to be capacitively coupled therewith:

generating a blocking signal of blocking the influence of the second electric signal to the first electrode (31); and

applying to the third electrode (34) the first electric signal through a non-reverse buffer (80) while the first signal is being applied.

21. A method according to claim 16, wherein the method is adapted to test conductivity of a plurality of electric pathways (12a, 12b, 12c) formed on a substrate (11), each pathway (12a, 12b, 12c) including a first wiring (121a, 121b, 121c) having an input portion (123a, 123b, 123c), and a second wiring (122a, 122b, 122c) connected with the first wir-

ing (121a, 121b, 121c) and arranged above the first wiring (121a, 121b, 121c) and at least partially overlapping the first wiring (121a, 121b, 121c).

22. A method according to claim 21, wherein the first electric signal application step includes a step of sequentially and selectively applying the first signal to one of the first wirings (121a, 121b, 121c).

23. A method according to claim 21, wherein the method is adapted to test pathways (12a, 12b, 12c) of which first wirings (121a, 121b, 121c) are formed on one side of the substrate (11) and second wirings (122a, 122b, 122c) are formed on the other side of the substrate (11).

24. A method according to claim 21, wherein the method is adapted to test pathways (12a, 12b, 12c) of which first and second wirings (121a, 121b, 121c, 122a, 122b, 122c) are formed on the one side of the substrate (11).

FIG. 1A




FIG. 1B




FIG. 2A




FIG. 2B




FIG. 3A




FIG. 3B




FIG. 4




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 6




FIG. 7




FIG. 8

PROBE	SWITCH	TEST		
		1	2	3
20a	SW11	ON	OFF	OFF
	SW12	OFF	ON	ON
20b	SW21	OFF	ON	OFF
	SW22	ON	OFF	ON
20c	SW31	OFF	OFF	ON
	SW32	ON	ON	OFF

FIG. 9




FIG. 10A




FIG. 10B




FIG. 11A




FIG. 11B




FIG. 11C




FIG. 12




FIG. 13




FIG. 14A






FIG. 14B





Europäisches Patentamt
European Patent Office
Office européen des brevets



(11)

EP 1 022 571 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3:
07.11.2001 Bulletin 2001/45

(51) Int Cl.7: G01R 31/28, G01R 31/312

(43) Date of publication A2:
26.07.2000 Bulletin 2000/30

(21) Application number: 00100271.6

(22) Date of filing: 19.01.2000

(84) Designated Contracting States:
AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE
Designated Extension States:
AL LT LV MK RO SI

(72) Inventor: Yamashita, Munehiro,
c/o Nihon Densan Read K.K.
Uji-shi, Kyoto-fu (JP)

(30) Priority: 19.01.1999 JP 1116599
10.12.1999 JP 35158799

(74) Representative: HOFFMANN - EITLE
Patent- und Rechtsanwälte
Arabellastrasse 4
81925 München (DE)


(71) Applicant: Nihon Densan Read Kabushiki Kaisha,
(Nidec-Read Corporation)
Uji-city, Kyoto 611-0041 (JP)

(54) Apparatus and method for testing electric conductivity of circuit pathways on circuit board

(57) A testing apparatus and method for testing conductivity of electric pathways (12a, 12b, 12c) formed on a substrate (11), each pathway including a first wiring (121) and a second wiring (122) partially overlapping each other. The apparatus includes a first electric signal applier (52) for applying a first electric signal having an electric parameter changing with time to an input portion (123) of the first wiring (121), a first electrode (31) facing

a first portion (123) of the second wiring (122), a second electrode (32) facing a second portion of the second wiring (122), a second electric signal applier (53) for applying to the second electrode (32) a second electric signal changing its electric parameter in the phase reverse to that of the first electric signal, and a monitor (60) for monitoring the signal transmitted to the first electrode (31) through its capacitive coupling.

FIG. 7





European Patent
Office

EUROPEAN SEARCH REPORT

Application Number
EP 00 10 0271

DOCUMENTS CONSIDERED TO BE RELEVANT			
Category	Citation of document with indication, where appropriate, of relevant passages	Relevant to claim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)
X	US 5 517 110 A (SOIFERMAN JACOB) 14 May 1996 (1996-05-14) * column 5, line 37 - column 6, line 29; figures 1,4 *	1-18, 21-24	G01R31/28 G01R31/312
X	US 5 578 930 A (SHEEN TIMOTHY W) 26 November 1996 (1996-11-26) * abstract; figure 1 *	1,16	
P,X	WO 99 65287 A (GOLAN HANAN ;WEBER RAVIV (IL); ORBOTECH LTD (IL); HARZANU BENYAMIN) 23 December 1999 (1999-12-23) * abstract; figure 1 *	1,16	
			TECHNICAL FIELDS SEARCHED (Int.Cl.7)
			G01R
The present search report has been drawn up for all claims			
Place of search BERLIN		Date of completion of the search 14 September 2001	Examiner Hijazi, A
CATEGORY OF CITED DOCUMENTS		T : theory or principle underlying the invention E : earlier patent document, but published on, or after the filing date D : document cited in the application L : document cited for other reasons A : technological background O : non-written disclosure P : intermediate document X : particularly relevant if taken alone Y : particularly relevant if combined with another document of the same category	

EPO FORM 1503 03/82 (F04J01)

**ANNEX TO THE EUROPEAN SEARCH REPORT
ON EUROPEAN PATENT APPLICATION NO.**

EP 00 10 0271

This annex lists the patent family members relating to the patent documents cited in the above-mentioned European search report. The members are as contained in the European Patent Office EDP file on
The European Patent Office is in no way liable for these particulars which are merely given for the purpose of information.

14-09-2001

Patent document cited in search report	Publication date	Patent family member(s)	Publication date
US 5517110 A	14-05-1996	CA 2162099 A	07-10-1996
		JP 2940815 B	25-08-1999
		JP 8278342 A	22-10-1996
US 5578930 A	26-11-1996	AT 180065 T	15-05-1999
		DE 69602432 D	17-06-1999
		DE 69602432 T	11-11-1999
		EP 0815460 A	07-01-1998
		JP 11502309 T	23-02-1999
		WO 9629610 A	26-09-1996
WO 9965287 A	23-12-1999	AU 4388099 A	05-01-2000

